

- 1 -

“Circuit for reducing the variations of auto-supply voltage of a control circuit of a switching power supply.”

\* \* \* \*

## DESCRIPTION

5           The present invention refers to switching power supplies and in particular to a circuit for reducing the variations of auto-supply voltage of a control circuit of a switching power supply.

          More precisely, it refers to a method and to a circuit, to be made completely or partially in an integrated form, applicable to pulse width  
10          modulation (PWM) integrated control circuits, used in network converters.

          These converters are fitted with a transformer and a switch (typically MOSFET) that periodically connects a transformer winding to the input source, that is to a network voltage rectified by a diode bridge and filtered by a capacitor.

15          Converters need a control circuit that determines the turn-on and turn-off times of the MOSFET so as to supply the load with the power required, at a preset and stabilised voltage. These functions are normally mainly incorporated in an integrated circuit together with the others, that guarantee correct functioning of the converter also in the phases of turn-on and turn-off,  
20          and to prevent catastrophic breakdowns if the converter is brought to work outside the scheduled functioning conditions.

          For all these reasons integrated control circuits are normally fitted with the function normally called Undervoltage Lockout (UVLO).

          A typical circuit as that mentioned above is shown schematically in  
25          Figure 1.

          The network voltage  $V_{ac}$  is applied by activation of the switch SW to a diode bridge 10, and then to a filter capacitor  $C_f$ . The voltage  $V_{in}$ , at the terminals of the capacitor  $C_f$ , is applied to the start-up circuit 11, which in the simplest case is constituted by a resistance, and supplies a current  $I_s$ . The  
30          current  $I_s$  loads a capacitor  $C_s$ . The voltage coming from a secondary  $W_a$  of

- 2 -

the power supply transformer is also applied to the capacitor  $C_s$ , through a resistance  $R_r$  and a diode  $D$ . A fraction  $I_q$  of the current  $I_s$  supplies the integrated control circuit 12. It is applied both to the block UVLO 13, and to the drive circuit 14 of the power supply, that supplies the command voltage  $V_g$  to the power MOSFET. The block UVLO 13 comprises a comparator 15 with hysteresis that compares its supply voltage  $V_{cc}$ , with a start-up voltage  $V_{ss}$ . The output voltage of the comparator 15 commands a commanded switch  $SW1$  that opens or closes the supply of the drive circuit 14. The voltage  $V_{in}$  is the voltage that will be applied to the power switch of the power supply.

The supply network  $V_{ac}$  is applied to the power supply by closing the switch  $SW$  and the filter capacitor  $C_f$  is loaded in very few milliseconds at the peak network voltage, giving origin to the voltage  $V_{in}$ .

The start-up circuit 11 supplies a current  $I_s$  that partially loads the capacitor  $C_s$ , while a part  $I_q$  is absorbed by the integrated control circuit 12. The absorption  $I_q$  of the latter in these conditions is very small as the circuit UVLO 13 keeps the switch  $SW1$  open. The current supplied by the start-up circuit 11 thus goes mainly to load the capacitor  $C_s$  thereby increasing the voltage  $V_{cc}$  at its terminals.

The voltage  $V_{cc}$  continues rising until it reaches the start-up value  $V_{ss}$ , in a time that is variable usually from several hundred of milliseconds to a few seconds. In all this time the drive circuit 14 remains off, and its output voltage  $V_g$ , driving the gate of the MOSFET, remains at zero. As soon as the voltage  $V_{cc}$  reaches the voltage  $V_{ss}$ , the comparator 15 closes the switch  $SW1$ , therefore the current  $I_q$  increases considerably; the drive circuit of the MOSFET is enabled and the activity of the power supply starts.

The increased consumption of the device is not supported by the start-up circuit 11 so that there is a rapid decrease of  $V_{cc}$ . This is the reason why the comparator of the circuit UVLO 13 has a hysteresis. To turn the drive circuit 14 off again and to return to the conditions that were present before

- 3 -

the start the  $V_{cc}$  has to go down below a second threshold  $V_{stop} < V_{ss}$ , called exactly UVLO. If this hysteresis was not present there would be a continual alternation of turn-ons and turn-offs.

5 In the meantime, by effect of the switching of the MOSFET, the output voltage of the power supply increases rapidly and with it the voltage of the winding  $W_a$ , proportional to it, coupled to the transformer driven by the MOSFET. The winding  $W_a$ , the resistance  $R_r$ , the diode  $D$  and the capacitor  $C_s$ , constitute the circuit commonly indicated with the name of auto-supply, the task of which is to support the functioning of the integrated  
10 circuit at normal operation. The number of turns of the winding  $W_a$  is to be chosen suitably so that the voltage generated by it is greater than  $V_{stop}$ , and the capacitor  $C_s$  is to be chosen suitably so that the voltage generated by the winding  $W_a$  becomes greater than the voltage  $V_{stop}$  before the voltage  $V_{cc}$  becomes less than the voltage  $V_{stop}$ .

15 The presence of the voltage threshold  $V_{stop}$  also ensures a defined and safe operation during the turning-off phase. In fact, by opening the switch  $SW$  the power supply is fed at the expense of the load present in the capacitor  $C_f$ , so that its voltage falls rapidly. As soon as this becomes insufficient to keep the power supply active with the load applied at that  
20 moment, the output voltage will diminish rapidly and, with it,  $V_{cc}$ , until it falls lower than the voltage  $V_{stop}$ . As soon as this happens the drive circuit 14 is turned off,  $I_q$  returns to its very low initial value,  $V_g$  goes to zero and the MOSFET turns off.

25 Ideally, the voltage generated by the winding  $W_a$ , present at the terminals of the capacitor  $C_s$ , is hooked through the turns ratio of the transformer to the regulated output voltage and therefore it is also kept regulated by the regulating system. In the actual operation this is quite close to being true, upon variation of the input voltage of the power supply, while the situation is very different upon variation of the load.

30 This is mainly due to the parasitic parameters of the transformer, by

- 4 -

effect of which with high load the voltage rises far more than scheduled by effect of the peaks present on the positive fronts of the voltage on Wa, while with low or nil load, where the peaks are much lower and the load on Wa is represented by the integrated control circuit 12, can also be greater than that  
5 in output, the voltage diminishes considerably below the expected value.

In the more modern integrated control circuits 12, this is accentuated by the adoption of several special techniques aimed at minimizing the consumptions of the power supply at low loads so as to facilitate compliance with the most recent regulations regarding the reduction of consumption of  
10 equipment in non-operative conditions (for example EnergyStar, Energy2000, Blue Angel, etc.). These techniques basically entail the reduction of the operative frequency of the power supply at minimum or nil loads; therefore the energy that Wa is capable of transferring is diminished.

Another problem is represented by the fact that the voltage Vcc cannot  
15 exceed a determined value Vccmax for questions linked to the technology of the integrated control circuit 12 that impose limits to the voltage applicable to it and, at the same time, in conditions of minimum or nil load, Vcc has to stay greater than Vstop, otherwise the system will function intermittently. The variations of the voltage generated by Wa must therefore be limited,  
20 with some margin of safety, within the interval Vstop - Vccmax.

In addition, in short circuit conditions, the peaks generated on Wa are particularly high and can be sufficiently energetic to keep the Vcc above Vstop, where, ideally, the voltage generated by Wa should be close to zero.

To limit the phenomenon of over-high voltage at maximum load and  
25 to ensure intermittent operation in short circuit conditions, as well as optimising the constructive methods of the transformer, generally the resistance Rr is used in series with the diode D with the purpose of smoothing the peaks. Sometimes, as an alternative, a small inductor is used. However, both solutions accentuate the decrease of Vcc at minimum or nil  
30 loads. Also optimising the value of this resistor or inductor (that is, using the

- 5 -

minimum value) so as to ensure functioning in safe conditions both at maximum load ( $V_{cc} < V_{ccmax}$ ) and in short circuit ( $V_{cc} < V_{stop}$ ), it is difficult to fulfil the condition  $V_{cc} > V_{stop}$  at minimum or nil load. To resolve this latter problem a ballast load is added to the power supply so as to contrast the decrease of  $V_{cc}$ . This, however, worsens the efficiency of the system and, above all, makes it practically impossible to comply with the various EnergyStar, Energy2000, Blue Angel, etc.

The same also goes for other external circuitry solutions intended for minimizing the effect of the peaks. In all, meeting the conditions  $V_{cc} < V_{ccmax}$  at full load and  $V_{cc} < V_{stop}$  in short circuit, makes it extremely difficult to also fulfil the condition  $V_{cc} > V_{stop}$  at minimum or nil load.

To minimize the effects of the variations of  $V_{cc}$  it is necessary to extend the interval  $V_{stop} - V_{ccmax}$  as far as possible. Nevertheless, if  $V_{ccmax}$  is sufficiently high it is not difficult to fulfil the condition at zero load increasing the number of turns of  $W_{aux}$  which however, at high load, produces high voltage which, even though tolerable by the integrated circuit, can easily present problems of power dissipation internally (equal to the product  $V_{cc} \cdot I_q$ ), without taking into account the fact that a high  $V_{ccmax}$  entails the use of costly technology. If  $V_{stop}$  is very low (compatibly with the safety limits for driving the MOSFETs) it will be easier to fulfil the zero load condition, however it will be difficult to fulfil the condition on the short circuit.

To improve the stability of the voltage  $V_{cc}$ , a possible solution is that shown in Figure 2. The emitter of a PNP type Transistor T is connected to the transformer  $W_a$ , its base is connected to ground by means of a resistance R. A capacitor C is connected between the base and the emitter of the Transistor T. The collector of the transistor T is connected to the anode of a diode D, whose cathode is connected to the clamping capacitor  $C_s$  and then to the integrated control circuit 12.

On the positive fronts of the voltage generated by  $W_{aux}$  the capacitor

- 6 -

C filters the peaks.

This system effectively stabilizes the  $V_{cc}$  starting from low loads up to full load and ensures that the condition  $V_{cc} < V_{stop}$  in short circuit for the converter can be easily obtained. At very low or nil load, however, it cannot  
5 keep the  $V_{cc}$  stable, that decreases considerably, worse than in the case of the circuit of Figure 1. In fact, the transistor T introduces an additional fall of voltage ( $V_{cesat}$ ) and, above all, masks partially or completely the horizontal section of the voltage of  $W_{aux}$  which is very short. On the contrary to what happens at full load, in these conditions the pulses, even  
10 though being small, would give a small addition of energy capable of obstructing, at least partially, the tendency of  $V_{cc}$  to decrease.

In view of the state of the technique described, object of the present invention is to provide a circuit that does not have the inconveniences of the known art, and in particular is capable of minimizing the variations of the  
15 auto-supply voltage of control circuits.

In accordance with the present invention, this object is achieved by means of a circuit for reducing the variations of auto-supply voltage of a control circuit of a switching power supply where said control circuit supplies an activation or deactivation signal for a power transistor  
20 comprising: a generator of said auto-supply voltage; characterised in that it comprises a controlled switch capable of selectively connecting said generator to said control circuit; and a driving circuit of said controlled switch that supplies a closing signal of said controlled switch after a predefined time delay starting from said deactivation command.

This object is also achieved by means of a switching power supply comprising a circuit for reducing the variations of the auto-supply voltage of the control circuit of a switching power supply in accordance with claim 1.  
25

In addition, this object is achieved by means of a method for reducing the variations of the auto-supply voltage of a control circuit of a switching  
30 power supply where said control circuit supplies an activation or

- 7 -

deactivation command signal of a power transistor characterised in that it selectively connects the secondary of the transformer of said switching power supply to said control circuit after a predefined delay of time starting from said deactivation command.

5           Thanks to the present invention it is possible to produce a circuit capable of minimizing the variations of the auto-supply voltage of control circuits that guarantees safety in functioning in short-circuit conditions ( $V_{cc} < V_{stop}$ ), that facilitates achieving compliance to the regulations regarding consumption of equipment at minimum or nil load ( $V_{cc} > V_{stop}$ ), that  
10           simplifies the construction of the transformer and of the auxiliary winding, and is capable of protecting from overloads in output, that is, capable of turning off the converter when the overload lasts longer than a predefined time.

          The characteristics and the advantages of the present invention will  
15           appear evident from the following detailed description of an embodiment thereof, illustrated as non-limiting example in the enclosed drawings, in which:

          Figure 1 shows schematically part of an integrated control circuit of a switching power supply in accordance with the known art;

20           Figure 2 shows schematically a circuit capable of minimizing the variations of the auto-supply voltage of the integrated control circuits;

          Figure 3 shows schematically a circuit for reducing the variations of auto-supply voltage of a control circuit of a switching power supply;

          Figure 4 shows a time diagram where the main signals related to the  
25           block diagram of Figure 3 are shown;

          Figure 5 shows a possible embodiment of the block diagram of Figure 3;

          Figure 6 shows in a diagram the results of the performances of the circuits of Figure 1, 2 and 5.

30           Figure 3 shows the transformer TR of a switching power supply fed by

- 8 -

the voltage  $V_{in}$ , and connected to a power transistor TP. A terminal of the secondary  $W_a$  of the transformer TR is connected to a controlled switch SW, then to a diode D and to a terminal of a capacitor  $C_s$ . The voltage at the terminals of the capacitor  $C_s$  is the supply voltage  $V_{cc}$  of the integrated control circuit 12.

The integrated control circuit 12 comprises a circuit 30 for managing it to which is connected a circuit FLIP-FLOP 31 that supplies the command signal Q (and Q-negated) for driving the transistor TP. The signals Q and Q-negated are supplied to a delay circuit 32. A signal  $V_{comp}$  is also supplied to this circuit.

The voltage  $V_{comp}$  is the voltage at the output of the error amplifier, used in the power supply, and that is commonly indicated as "control voltage", as it controls the power supply determining the values of the turn-on and turn-off times of the power transistor TP. Said voltage, within the limits of its dynamics, is proportional to the load applied to the power supply and therefore is taken as indicative signal of the load conditions. Other voltages indicative of the load conditions in output of the power supply can be used. Following the increase of the load the voltage  $V_{comp}$  increases, and following the decrease of the load, the voltage  $V_{comp}$  decreases.

The delay circuit 32 supplies the command voltage 33 of the switch SW.

The description now follows of the functioning of the circuit represented in Figure 3 with the aid of the time diagrams of Figure 4, where the signals Q and Q-negated, the voltage  $V_{comp}$ , the delay time  $T_d$ , and the opening O and the closing C of the switch SW are represented.

The object of the circuit of Figure 3 is to drive the switch SW, placed in series to the auxiliary winding  $W_a$ , in opposition of phase with the power transistor TP and delaying its turn-on, in relation to the turn-off of the power transistor TP itself, by a time subject to a representative signal of the load conditions of the converter so that said delay is minimum or nil when the



- 9 -

above-mentioned signal indicates a load lower than a predefined value  $V_{t1}$  and that assumes suitable values so as to mask the pulses of  $W_a$  when the abovementioned signal indicates a load greater than said value.

5           Optionally, it can be foreseen that when the signal representative of the load of the converter indicates an overload condition ( $V_{comp} > V_{t2}$ ) the switch SW can also not be on. This would enable the converter to be turned off after a period of time equal to that needed for the voltage  $V_{cc}$  to go below the voltage  $V_{stop}$ . Overloads that last less than this time would instead leave the converter always on.

10           This permits the protection to be extended also to those situations of overload that are not real short-circuits, in which the output voltage loses the regulation by effect of the current limitation circuits, consequently also making the voltage  $V_{cc}$  decrease but not below  $V_{stop}$ , therefore the functioning of the converter does not become intermittent. In these  
15 conditions, even though the power is limited, the output currents can be much greater than the maximum in normal working. If the output stages are not thermally dimensioned to support this condition they face destruction after a short time. It can be understood how a protection of this type increases the functioning safety and enables the output stages to be  
20 dimensioned without having to take anomalous conditions into account.

          In regard to the practical implementation, it would be better if this were carried out inside the integrated control circuit. In principle the integration could be total, that is, the switch SW could also be integrated. In this case several problems arise. Two available pins of the device are  
25 needed, one to connect to an end of the winding  $W_a$  and the other, which would be the pin supplying the chip, would be connected to the capacitor  $C_s$ . The pin to connect to  $W_a$  can also take on a voltage of several tens of negative volts in relation to ground, therefore either it is necessary for the pin to be structured so as to support these heavy negative voltages or a diode  
30 (with cathode turned towards the pin) has to be interposed that insulates the

pin when the voltage on  $W_a$  is negative. The current that flows through SW is the impulse type; even though its average value does not go over several mA, it flows for a rather small fraction of the cycle so the impulse value can also be much greater. It follows then that SW must be capable of supporting  
5 the impulse current with a minimum fall of voltage and its dimensions could be anything but insignificant.

These problems need to be assessed in the light of the availability of pins and of the technologies used on the silicon in determining the impact on the dimensions of the chip and, in other words, on the cost.

10 Another approach could provide for the switch SW being external to the integrated circuit and that latter having a pin dedicated to driving the switch. Certainly this approach, even though needing two additional external components, is less demanding for the silicon of the integrated circuit and could reveal to be economically more convenient.

15 The switch could be any transistor BJT or FET. With BJTs, the use of a PNP is more convenient: with NPN there would be a drop equal to at least one  $V_{be}$ , while with the PNP there would be only one  $V_{cesat}$ . Equivalently, use could be made of a JFET with N channel or a MOSFET (at enhancement) with P channel (the JFET with P channel or the MOSFET  
20 with N channel would require the presence of a voltage greater than  $V_{cc}$ , which could be an inconvenient complication). Further ahead, as non-limiting example, a PNP type BJT will be used for convenience.

The relation between the introduced delay in turn-on  $T_d$  and  $V_{comp}$  can be of any type as long as  $T_d$  is minimum or nil at low load, that is when  
25  $V_{comp}$  is lower than a threshold  $V_{t1}$ . Optionally the turn-on of SW2 could be inhibited in overload conditions, that is when  $V_{comp}$  is higher than a threshold  $V_{t2}$ . In the interval  $V_{t1}$ - $V_{t2}$ ,  $T_d$  can be constant or, more generally, non-digressive function of  $V(Comp)$ .

A possible practical embodiment of the delay circuit 32 is shown in  
30 Figure 5.

The transformer Wa is connected to the anode of a diode D whose cathode is connected to the emitter of a PNP type Transistor T, its base is commanded by the delay circuit 32. In particular it is connected to a resistance R and then to a controlled switch SW2 connected to ground. The collector of the transistor T is connected to the clamping capacitor Cs that supplies the voltage Vcc to the integrated control circuit 12.

The signal Q-negated is connected to a first gate of the circuit AND2, whose output commands the switch SW2, if the output signal is high it closes the switch SW2, if the signal is low it opens the switch SW2.

The signal Q is connected to a first gate of the circuit AND1, whose output commands a controlled switch SW1. The switch SW1, upon command, short circuits a capacitor C, placed in parallel to it. The capacitor C has a first terminal connected to ground and a second terminal connected to a current generator Ich supplied by the voltage Vb.

Optionally, the current generator Ich supplies a current dependent on the value of the voltage Vcomp.

The second terminal of the capacitor C is also connected to a non-inverting input of a comparator COM2, whose output is connected to a second gate of the circuit AND2, a reference voltage Vref is connected to the inverting input of the comparator COM2.

The signal Vcomp is connected to the non-inverting input of a comparator COM1, a reference voltage Vt1 is applied to the inverting input of the comparator COM1, its output is connected to the second gate of the circuit AND1.

Optionally, a comparator COM3 is present which has the signal Vcomp applied at its inverting input, and a reference voltage Vt2 is applied at its non-inverting input, and its output is connected to a third gate of the circuit AND2.

Assuming that  $Vt1 < Vcomp < Vt2$ , so that the outputs of the comparators COM1 and COM3 are high, it can be observed that at the

- 12 -

moment of turn-on of the transistor TP, that is when Q goes high and Q-negated goes low, the switch SW2 is immediately opened by the low output of the gate AND2 that commands it, with this opening the base of T and turning it off. Simultaneously, high Q closes the switch SW1 rapidly discharging the time capacitor C and ensures that the output of the comparator COM2 goes low. As soon as the check loop commands the turn-off of the transistor TP, that is as soon as Q goes low and Q-negated goes high, SW1 is opened and the current generator Ich starts loading the capacitor C with a current which possibly is dependent on the value of Vcomp. The output of AND2 remains low until the voltage on C reaches the reference value Vref, then COM2 switches and its output goes high, with this determining the closing of SW2 and thus the turn-on of T with a delay Td equal to:

$$Td = \frac{Vref}{Ich} C$$

If Vcomp < Vt1 the output of COM1 is low, so also the output of AND1 is low, independently from the state of Q. SW1 is thus always open and the generator Ich loads C until the voltage Vb > Vref. The output of COM2 is thus always high, therefore the delay is eliminated and SW2 is commanded directly by Q-negated.

If Vcomp > Vt2 the output of COM3 is low, therefore the output of AND2 is low, independently from the state of the other inputs and SW2 always remains open, with this also leaving T always open. Consequently Vcc will decline with a speed depending on the capacitor Cs and on the consumption of the integrated control circuit 12. As soon as Vcc < Vstop, the integrated control circuit 12 turns off. The consumption of the power supply decreases therefore, by effect of the current supplied by the start-up circuit, Vcc again starts to increase until it exceeds Vstart, and the integrated control circuit 12 turns on again and the converter starts up again. If the overload is still present Vcomp goes back above Vt2 and the cycle

mentioned before starts again. Thus, intermittent functioning results, with consequent drastic reduction of the average power in question and of the stress of the output stages of the converter. In addition, if the overload were removed, seeing the converter continuously tries to start up again, the system would be capable of picking up its normal functioning without external interventions.

It is clear that, if  $V_{comp}$  should return below  $V_{t2}$  before  $V_{cc} < V_{stop}$ , the transistor T would start again to be driven and the  $V_{cc}$  would be rapidly reset at its nominal value, without interruption in functioning, thus giving immunity to the system against the brief accidental overloads.

The performances of the circuit of Figure 5 have been assessed and compared in the same system (a 30W flyback converter with universal input voltage) with those of the circuits shown in Figures 1 and 2 by means of simulations. The results are summed up in the diagrams of Figure 6, which give the voltage  $V_{cc}$  generated by the auto-supply system in function of the load, normalized at its nominal value. The performances of the circuit of Figure 1, shown by the curve with white diamond shapes, give place to the most consistent variation, while those of Figure 2, shown by the curve with the black diamond shapes, are good up to a load of about 2% of the nominal load, after which the voltage  $V_{cc}$  declines dramatically, even below that generated by the circuit of Figure 1. Neither can maintain the voltage above the turn-off threshold of the integrated control circuit for load values lower than 0,5% of the nominal load.

With the circuit of Figure 5, whose performances are shown by the curve with the stars, the variation of  $V_{cc}$  is around 1V up to a load of 0,1% of the nominal load.